Abstract-This paper presents a simple method for estimating the thermal noise voltage variance in passive and active switchedcapacitor (SC) circuits using operational transconductance amplifiers (OTA). The proposed method is based on the Bode theorem for passive network which is extended to active circuits based on OTAs with capacitive feedback. It allows for a precise estimation of the thermal noise voltage variance by simple inspection of three equivalent circuits avoiding the calculation of any transfer functions nor integrals. In this Part I, the method is applied to SC amplifiers and track & hold circuits and successfully validated by means of transient noise simulations. Part II extends the application of the method to integrators and active SC filters.
I. INTRODUCTION
S WITCHED-CAPACITOR (SC) circuits were invented in the 70's as a way to perform analog signal processing onchip using the capacitors, switches and amplifiers available in MOS technologies [1] , [2] . They take advantage of the fact that the circuit characteristic only depends on capacitance ratios which turn out to be very accurate tanks to the excellent matching of capacitors. Additionally the frequency response of SC filters can be tuned by changing the clock frequency [3] . SC circuits have then been used broadly for various circuits including analog-to-digital and digital-to-analog converters [4] . They are increasingly used in many more applications like radio frequency (RF) circuits [5] - [7] or sensor front-end circuits [8] - [10] to perform various analog signal processing operations such as sampling, amplification or filtering.
The analysis of SC circuits has received considerable attention in the 80s' in particular for the computation of the noise [11] - [17] . With the application of SC circuits to a wider range of analog and RF circuits, new computation techniques have also been proposed more recently [18] - [20] . Today, modern circuit simulators allow to compute noise for example in the time domain using transient noise analysis [21] . However all of these techniques remain complex and are mostly focused on an efficient numerical computation of the PSD by dedicated EDA tools. They cannot be used for the derivation of simple analytical expressions of the noise voltage variance.
The performance of SC circuits is ultimately limited by the thermal and flicker noise (or 1/f noise) generated by the amplifiers and by the thermal noise coming from the switches. Since SC circuits are sampled-data systems, the broadband thermal noise is aliased into the Nyquist band, resulting in an increase of the noise power spectral density (PSD) by a factor equal to the ratio of the equivalent noise bandwidth to the Nyquist frequency which is usually much larger than one [14] , [22] , [23] . The 1/f noise contribution can therefore usually be neglected and if it still remains important, the amplifier 1/f noise and offset can be reduced by increasing the transistor gate areas or eventually eliminated thanks to circuit techniques like auto-zeroing [23] - [26] or chopper stabilization [23] , [27] , [28] . Under such conditions, the sampled thermal noise remains the dominant noise source particularly when minimal capacitance values are used, since the sampled noise voltage variance is inversely proportional to the capacitance.
Since the power consumption and silicon area are proportional to the capacitance [29] , whereas the noise voltage variance is inversely proportional to the capacitance, it is crucial to identify which capacitances are setting the noise voltage variance. Unfortunately, the derivation of the noise PSD and variance is not easy because SC circuits are periodically timevarying circuits. The noise is therefore cyclostationary and usually characterized by the power spectral density (PSD) averaged over one period [30] .
The optimization of SC circuits for achieving at the same time low-noise operation at low-power requires an accurate estimation of the noise variance. The latter is traditionally calculated for each phase in the frequency domain by first evaluating the transfer functions from all the noise sources to the node where the noise needs to be evaluated. The total noise PSD is then integrated over frequency to provide the noise variance. This approach is however quite tedious and impractical [31] and for large networks, it becomes extremely cumbersome to get an analytical expressions [32] .
This work proposes a simple method for estimating the thermal noise voltage variance at any port of passive and active circuits made of operational transconductance amplifiers (OTA) with capacitive feedback as found in SC circuits [33] . The proposed method, based on the Bode theorem [34] , allows the calculation of the thermal noise voltage variance across any capacitor by simple inspection of several equivalent schematics made of capacitors only, avoiding the evaluation of complex transfer functions and cumbersome integrals.
II. THE BODE THEOREM FOR PASSIVE NETWORKS
The Bode theorem [34] - [36] is a very efficient method to calculate the noise voltage variance at any port of an RLC circuit and particularly of capacitive networks. However, this method is limited to passive RLC networks.
In linear circuits, the noise analysis is traditionally performed by integrating the noise PSD. This requires the calculation of the transfer functions from each uncorrelated noise source to the node where the noise has to be evaluated (for example at the circuit output) and then adding the obtained uncorrelated contributions. In case of a passive RLC network, the thermal noise is generated in the resistors while the rest of the circuit made of ideal capacitors and inductors is noiseless. The circuit can then be represented as shown in Fig. 1a where all resistors are modeled by a noiseless resistor in parallel with a noisy current source with power spectral density 
where k B is the Boltzmann constant and T the absolute temperature. Capacitance C ∞ is defined as
which corresponds to the capacitance obtained when looking into the port after having removed all resistances from the circuit (or set them to infinity) as illustrated in Fig. 1b . Capacitance C 0 is defined as
which corresponds to the capacitance obtained when looking into the port after having replaced all resistances by a short circuit (or set them to zero) as illustrated in Fig. 1c . The simplest example of the application of the Bode theorem to a passive RC circuit is the 1 st -order low-pass filter illustrated in Fig. 2a . As shown in Fig. 2b , capacitance C ∞ is obtained after removing the resistance and is therefore equal to C. Capacitance C 0 is obtained from (3) after replacing the resistance by a short resulting in 1/C 0 = 0. Applying the Bode theorem (1), the noise voltage variance is then simply equal to the well-known formula V 2 n = k B T /C.
III. EXTENSION OF THE BODE THEOREM TO TRANSCONDUCTANCE AMPLIFIERS WITH CAPACITIVE FEEDBACK

Gm Vout
Vin Cin This Section presents an extension of the Bode theorem to be used for calculating the thermal noise voltage variance seen at any port of an OTA-based SC circuit during a given phase. The Bode theorem presented above strictly applies only for the calculation of the thermal noise voltage variances of passive networks. However, it will be shown below that it can be extended to estimate the thermal noise voltage variance of amplifiers implemented with transconductance stages having a capacitive feedback. The simplest of such amplifier is the capacitive feedback amplifier shown in Fig. 3 , where the amplifier is a differential OTA [3] , [37] . Note that the amplifier can also represent a single-ended transconductance stage as simple as a single transistor or cascoded transistor for improved dc gain [38] . For more power-efficient implementation, the single-ended amplifier can be implemented by a simple inverter to take advantage of its current reuse feature [39] . In the following discussion, the OTA is assumed to be ideal (infinite DC gain, offset free, no saturation) and can be modelled by a voltage controlled current source (VCCS).
The amplifier operates with two non overlapping phases: the autozero (AZ) phase Φ 1 , followed by the amplification phase Φ 2 . During phase Φ 1 , shown in Fig. 3a , the amplifier output is connected to its input, discharging the feedback capacitor C 2 . Assuming the DC gain of the OTA is infinite, capacitors C 1 and C in are then also discharged. In the amplification phase Φ 2 , switch S 1 is connected to the input, amplifying the input voltage. The voltage gain between the input and output voltage is simply equal to A v = −C 1 /C 2 . Note that this amplifier is called autozero amplifier because it strongly reduces the OTA offset and flicker noise [23] . It can be shown that the residual input-referred offset of the amplifier is equal to the OTA original offset divided by the amplifier voltage gain A v (assuming again that the OTA has an infinite DC gain). It can also be shown that the amplifier equivalent input-referred noise is free from the original OTA flicker noise and increased due to the aliasing of the broadband thermal noise due to the sampling process [23] .
We are interested in the output noise variance at the end of the amplification phase Φ 2 , when the signal is actually read at the output. As mentioned above, thanks to the AZ process, the flicker noise of the OTA is strongly reduced [23] and hence the noise at the amplifier output during phase Φ 2 is dominated by For the noise analysis, it is reasonable to use a small-signal analysis. The small-signal equivalent circuit of the amplifier of Fig. 3 used to calculate the output noise voltage is shown in Fig. 4 , where the noise current sources across resistances R on represent the thermal noise of the switches having a PSD 4k B T G on , where G on = 1/R on , whereas the noise current source across the VCCS represents the OTA thermal noise referred to the output with a PSD 4k B T γG m , where γ is the thermal noise excess factor close to unity for a single transistor and usually larger than 2 for a differential OTA.
In both phases Φ 1 and Φ 2 , neglecting the current noise sources, the voltage at the transconductance amplifier virtual ground is only a function of the output voltage
where h f b V /V out is the feedback voltage gain. During phase Φ 1 it is simply equal to unity, whereas during phase Φ 2 it is given by
The circuits of Fig. 4 can therefore be simplified by replacing the VCCS by a simple resistance having a conductance equal to G m · h f b resulting in the simplified circuits shown in Fig. 5 . The later circuits can now be considered as passive and can be represented as in Fig. 6a . However, the Bode theorem cannot be applied directly because the noise current source corresponding to the conductance h f b · G m is not equal to 4k B T h f b G m like for the noise sources associated to the switch resistances. In order to apply the Bode theorem, the OTA noise current source PSD 4k B T γG m can be split into the sum of 4k of the circuit shown in Fig. 6c , corresponding to the excess noise in the equivalent conductance of the OTA with a noise
The Bode theorem for passive networks can then be applied to the circuit shown in Fig. 6b to calculate the noise voltage variance
where C ∞(kl) corresponds to the capacitance seen when looking between the nodes k and l when all the switches and transconductance amplifiers are removed, and C 0(kl) corresponds to the capacitance obtained looking between the nodes k and l when the switches are replaced by short-circuits and all OTAs have their output shorted to ground. The circuit of Fig. 6c can be further simplified considering that usually G on h f b · G m and hence the on-conductances of the switches can be replaced by short-circuits resulting in
(a) transconductance amplifier-based SC circuit in one phase represented as a passive RC network. Fig. 6a with all conductances having the same noise temperature T . 
where C ∞((kl)) corresponds to the capacitance seen between the nodes k and l when all the switches are replaced by shortcircuits and the transconductance amplifiers are removed. The total thermal noise voltage variance seen between nodes
(a) Equivalent circuit used for the calculation of C ∞(kl) : all switches and OTAs of the SC circuit are removed.
(b) Equivalent circuit used for the calculation of C ∞(kl) : all switches that are closed during the clock phase in consideration are replaced by short-circuits and all OTAs of the SC circuit are removed. k and l is then given by summing (7) and (8), resulting in
Eq. (9) is central to this calculation method. It shows that the computation of V 2 n(kl) , for example at the amplifier output, only requires the evaluation of the three capacitances C ∞(kl) , C ∞(kl) and C 0(kl) . The latter can easily be calculated by inspection of the three equivalent circuits depicted in Fig. 7 which are each composed only of capacitors.
The extension of the Bode theorem presented in this Section will now be illustrated and validated by transient noise simulations for various SC circuits in the next Section.
IV. PRACTICAL EXAMPLES OF THERMAL NOISE
ESTIMATION IN OTA-BASED SC CIRCUITS A. SC Amplifier 1) Analysis: Let's now get back to the SC amplifier shown in Fig. 3 and apply the extended Bode theorem to calculate the noise voltage variances. We start calculating the noise voltage variance across the sampling capacitor
. To this purpose, we need to calculate the three capacitances seen across C 1 , namely C ∞(C1) , C ∞(C1) and C 0(C1) during phase Φ 1 . They can easily be calculated from the equivalent circuits shown in Fig. 8 , resulting in
Recognizing that the feedback gain during phase Φ 1 is simply equal to unity, the noise voltage variance across C 1 during phase Φ 1 can be evaluated from (9) as
Eq. (11) is actually identical to the result derived analytically in Appendix VI-A by calculating the noise contributions from each of the noise sources shown in Fig. 4a , namely the two switches and the OTA. Each contribution is obtained by first calculating the transfer function from each noise source to the voltage across capacitor C 1 and integrating the corresponding noise PSD over frequency. The noise voltage variances due to each of the noise source assuming that the switch resistances are negligible compared to 1/G m (i.e. G m R on 1) are given in Table II . The total noise voltage variance is obtained by summing these three variances resulting in the result shown in the last row of Table II which is identical to (11) . Note that when setting C in = 0 in (11), we also get the same result than found in [40] which has been computed using the equivalent noise bandwidth approach. As expected, (11) does not depend on C 2 since the later is short-circuited. This happens even though the individual contributions of each switch depends on C 2 as shown in Table II , but their sum does not depend on C 2 anymore.
To this noise voltage variance corresponds a noise charge sampled on C 1 at the end of phase Φ 1 and having a variance
This charge is then injected to the virtual ground at the beginning of phase Φ 2 and transferred to the feedback capacitor C 2 during phase Φ 2 thanks to the action of the OTA. Assuming that the latter has an infinite DC gain and a zero offset voltage, the output voltage is equal to the voltage across C 2 . The output noise voltage variance due to the noise sampled on C 1 at the end of phase Φ 1 is then given by
The variance of the output noise voltage during phase Φ 2 is simply evaluated using (9) which requires the calculation of the three capacitances C ∞(out) , C ∞(out) and C 0(out) seen from the output. The later can be calculated from the equivalent schematics shown in Fig. 9 resulting in Eq. (9) also requires the feedback gain h f b which during phase Φ 2 is given by
The output noise voltage variance during phase Φ 2 can now be evaluated from (9) leading to
where
with
Note that (16) is identical to the result derived in Appendix VI-A using the classical approach described above and given in the last row of Table IV . Eq. (17a) and (17b) can be rewritten as
Assuming that
and equations (19a) and (19b) simplify to
Before calculating the total noise voltage variance at the output, we can rewrite (13) as
The total output noise voltage variance at the end of phase Φ 2 is then given by summing (21) and (16), resulting in
It can be shown that the effect of C in is negligible as long as the DC gain of the OTA is infinite. The switch contribution given by (24b) can be further simplified by setting C in = 0 (or α in = 0) resulting in 
2) Simulations:
The above results for the SC amplifier have been verified by transient noise simulation [21] in ELDO c . The simulations are performed on a circuit where the OTA is modeled by a simple VCCS and the switches are modelled by an ideal switch in series with a noisy resistor of resistance R on = 5 kΩ. The noise of the OTA is generated by a noisy resistor of value γ/G m and injected at the OTA output by means of a VCCS with a unity transconductance. The sampling period has been chosen equal to 1 µs and the temperature is set to T = 300 K. When increasing capacitance C 1 , it also increases the effective load capacitance C out = C L +(1−β)C 2 with β = C 2 /(C 1 + C 2 + C in ) and the settling time t set = C eq /G m where C eq = C out /β. The VCCS transconductance G m has therefore been chosen to keep a constant settling time t set = T s /10 = 100 ns for each values of C 1 and hence of |A v |. Note that the influence of the input capacitance C in is negligible and the later has been set to a realistic value of C in = 20 f F . The simulation results for γ = 1 and γ = 2 are very close to the estimation computed from (23) . However, a small deviation is observed for the case where γ = 0 which corresponds to the noise generated by the switches only. The simulation results are slightly larger than the values predicted by (23) , particularly for the maximum gain |A v | = 8. The reason for this is that larger gains require larger G m resulting in the product G m · R on increasing to about 0.27 which does no more fulfill the assumption of G m · R on 1 used in the Bode theorem derivation. The impact of a non-zero G m · R on has been checked using the full analytical expressions obtained from the classical analysis detailed in Appendix VI-A 1 . The results are plotted in Fig. 10 by dashed lines which are very close to the simulation results, confirming the origin of the deviation. Fig. 11 shows the output noise rms voltage versus α L for γ = 0, 1, 2 and for a unity voltage gain |A v | = 1 (C 1 = C 2 = 0.5 pF ). The noise simulation results are very close to the estimation using (23) .
Finally, Fig. 12 shows the output noise rms voltage versus the OTA noise excess factor γ for two different values of C 1 (C 1 = 0.5 pF and C 1 = 2 pF corresponding to a voltage gain |A v | = 1 and |A v | = 4, respectively). As expected from (23), V nout,rms increases as √ β ota · γ + β sw . The simulation results fall again very close to the value predicted with (23). Fig. 13 shows the schematic of a basic SC track & hold (TH) circuit which can operate either as a TH or as a SC amplifier featuring a voltage gain set by the capacitance ratio C 1 /C 2 . This circuit operates in two phases as shown in Fig. 13 . During phase Φ 1 , shown in Fig. 13a , the sampling capacitor C 1 samples the input signal V in . During this phase, the feedback capacitor C 2 is shorted to be reset, while the capacitor C L holds the charge that has been sampled at the end of phase Φ 2 of the previous switching period. During phase Φ 2 , shown in Fig. 13b , the charge sampled in C 1 is transferred to the feedback capacitor C 2 . The output voltage seen across C L is then simply equal to C 1 /C 2 ·V in . This voltage is then sampled and held on C L at the end of phase Φ 2 . 
B. SC Track & hold
G m V out V in S 2 S 3 S 1 S 4 S 5 S 6 C in C 1 C 2 C L (a) SC track & hold circuit during phase Φ1. G m V out V in C in C 1 C 2 C L S 1 S 2 S 3 S 5 S 6 S 4 (b) SC track & hold circuit during phase Φ2
1) Analysis:
The output voltage is read during phase Φ 1 from the hold capacitor C L and the sampled output noise must therefore be calculated at the end of phase Φ 2 . As in the example above, this circuit presents two non-overlapping phases for which the equivalent linear circuits are depicted in Fig. 14a and Fig. 15a , respectively.
The capacitors sampling a noise charge at the end of phase Φ 1 are C 1 , C 2 as well as the parasitic capacitance at the OTA input C in . The sum of these noise charges is injected into the virtual ground during phase Φ 2 and transferred to the feedback capacitor C 2 . This noise charge on capacitor C 2 results in a noise voltage at the OTA output which will be sampled on C L at the end of phase Φ 2 .
The extended Bode theorem is used to calculate the noise voltage variances across capacitors C 1 , C 2 and C in for phase Φ 1 . The calculations of capacitors C ∞ , C ∞ and C 0 for each capacitor C 1 , C 2 and C in during phase Φ 1 is done using the equivalent circuits shown in Fig. 14 . The resulting voltage variances based on (9) are then given by
The total noise charge generated during phase Φ 1 and injected into the virtual ground is then given by
The charge Q 2 n Φ1
is subsequently transferred to capacitor C 2 during phase Φ 2 . Assuming again that the OTA has an infinite DC gain and a zero offset voltage, the output voltage is equal to the voltage across C 2 and the variance of the noise voltage seen at the output of the OTA resulting from this charge is hence given by
For phase Φ 2 , the noise charge held on capacitor C L can be directly calculated using the extended Bode theorem applied at the output. Fig. 15 shows the equivalent circuit schematics used for the noise voltage variance calculation using (9) , which additionally also requires the feedback gain h f b given by
The variance of the noise voltage generated across C L during phase Φ 2 is then given by
where D is given by (19c) and α L C L /C 2 . The first term in (31) corresponds to the contribution of the OTA during phase Φ 2 and is actually identical to the expression (19a) obtained for the SC amplifier. This not surprising since, assuming the inputs are grounded and the switches are ideal (zero resistance and hence noiseless), the circuit of Fig. 13b is identical to that of the SC amplifier shown in Fig. 3a . The second term in (31) corresponds to the contribution of the switches. In this circuit, none of the capacitors is holding a noise charge from one switching period to the next. Indeed, capacitor C 2 is reset during phase Φ 1 , capacitors C 1 and C in are reset during phase Φ 2 by the action of the OTA, while capacitor C L is connected to the OTA output during phase Φ 2 to sample the new value. Consequently, at the end of each switching period, the noise variance of the output voltage corresponds to the sum of the noise injected from phases Φ 1 and Φ 2 without any contributions from the previous switching periods. The variance of the total noise voltage sampled on C L can hence be expressed as
The first term in brackets of (33) is the noise contribution coming from the OTA, which only contributes during phase 
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Cin VCL (c) TH circuit for calculation of C ∞ (kl):
Cin VCL Φ 2 , while the second term is due to the noise coming from the switches during phases Φ 1 and Φ 2 . Note that (33) matches the result presented in [41] except for the second term β sw | Φ2 in (34b) which corresponds to the contribution of the switches in phase Φ 2 and which is omitted in [41] . This is reasonable since this term is usually small and can be neglected for the TH circuit because in general C in C 1 = C 2 (A v = 1).
2) Simulations:
The results obtained for the SC TH have also been validated by transient noise simulation for a gain A v = 1 with the same sampling period and temperature as for the SC amplifier. The output noise rms voltage is plotted versus α L in Fig. 16 for 3 different values of γ = 0, 1, 2. Fig. 17 shows the output rms noise voltage versus the OTA thermal noise excess factor γ for C 1 = C 2 = C L = 0.5 pF . In both cases, the simulation results are very close to the theoretical results predicted from the extended Bode theorem (23). 
V. CONCLUSION
The optimization of SC circuits for achieving at the same time low-noise operation at low-power requires an accurate estimation of the integrated noise at the circuit output. Part I of this paper presents a simple method to obtain an analytical expression of the thermal noise voltage variance at any port of an active SC circuit made of OTAs with a capacitive feedback. The thermal noise variance is derived by simple inspection of three different circuits avoiding the laborious calculation of the noise transfer functions and integrals. It is based on an extension of the original Bode theorem which allows the exact calculation of the thermal noise voltage variance but only in passive circuits [34] . In Part I, the proposed method is applied to a SC amplifier and a SC track & hold circuit and is successfully validated by transient noise simulations. Part II of the paper will illustrate how this method can be extended to the calculation of thermal noise voltage variances in SC filters. The noise of the SC amplifier of Fig. 3 can be calculated in a classical way. The noise voltage variance across capacitor C 1 during phase Φ 1 can be calculated from the equivalent small-signal circuit shown in Fig. 18a using
and
where R m,i are the noise transfer functions (NTF) (actually transresistances) from the current noise sources I n,i to the voltage across C 1 and S In,i are the PSD of the thermal noise current sources I n,i given by S In,1 = S In,2 = 4k B T /R on and S In,3 = 4k B T γG m . The NTF R m,i are given by
where the scaling factors R i and the coefficients of R m,i for i = 1, 2, 3 are given in Table I . For thermal noise, the PSD S In,i are constant and the noise voltage variance can be calculated using the equivalent noise bandwidth B n,i as
In the case of the SC amplifier in phase Φ 1 , the NTF are of 3 rd -order. The noise bandwidth and variances can then be obtained by using the expression (22) in [32] . The resulting noise voltage variances for each noise source assuming that the switch resistances are negligible (G m R on 1) are given in Table II . The total noise voltage variance is obtained by summing the 3 contributions, leading to the result shown in the last row of Table II. Note that even though the individual contributions of the switch noise sources I n,1 and I n,2 given in Table II both contain capacitance C 2 , when summing both contributions, as expected, the result becomes independent of C 2 as shown in the fourth row of Table II. The same approach can be used to calculate the noise voltage variance at the amplifier output during phase Φ 2 using the small-signal schematic of Fig. 18b . The coefficients of the 2 nd -order NTF are given in Table III . Using the technique presented in [32] we get the noise voltage variances at the amplifier output during phase Φ 2 due to noise sources I n,1 and I n,3 given in Table IV . The total output noise voltage variance is then given by summing these two contributions, leading to the result shown in the last row of Table IV. Noise source Corresponding noise voltage variance at the amplifier output
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